

RevisionHistory 32Mb (2M x 16 bits) 1.65V ~ 3.6V High Speed CMOS FAST SRAM

Revision	Details	Date
Rev 1.0	Initial Release	Jan. 2025



Features

- Fast Access Time : 10ns, 12ns
- Wide range of Power Supply
 - 1.65V ~ 3.6V
- TTL Compatible Inputs and Outputs
- Three State Outputs
- Data Byte Control(x16 Mode)
 LB : I/07~ I/00, UB : I/015~ I/08
- Standard 48FBGA Package
- ROHS compliant
- Operating in Industrial Temperature range

Performance

Operation	Symbol		Lloit			
Operation	Symbol	3.3V	2.5V	1.8V	Unit	
Read Cycle Time	t _{RC}	10(min.)	10(min.)	12(min.)	ns	
Address Access Time	t _{AA}	10(min.)	10(min.)	12(min.)	ns	
Write Cycle Time	t _{WC}	10(min.)	10(min.)	12(min.)	ns	
Standby Current	I _{SB1}	10.0	10.0	10.0	mA	
Operating Current	I _{CC}	45	45	43	mA	



Table of contents

Features	
Performance	2
Table of contents	3
General Description Asynchronous FAST SRAM Ordering Information Logic Block Diagram – AS7CW2M16 (2M x16) 48FBGA Package Pin Configuration (Top View) – AS7CW2M16 (2M x16) Absolute Maximum Ratings Recommended DC Operating Conditions DC and Operating Characteristics Pin Capacitance Test Conditions Functional Description (x16 Mode) Data Retention Characteristics Data Retention Wave Form (CS Controlled)	
AC Timing Parameters Read Cycle Write Cycle	10
Timing Diagrams Timing Waveform of Read Cycle(1) Timing Waveform of Read Cycle(2) Timing Waveform of Write Cycle(1) Timing Waveform of Write Cycle(2) Timing Waveform of Write Cycle(3) Timing Waveform of Write Cycle(4) Package Dimensions	11 11 12 12 13 13 13 14
48FBGA	14



General Description

The **AS7CW2M16** is a 33,578,432-bit high-speed Static Random Access Memory organized as 2M words by 16 bits. The **AS7CW2M16** uses 16 common input and output lines and have an output enable pin which operates faster than address access time at read cycle.

And **AS7CW2M16** allows that lower and upper byte access by data byte control(**LB\, UB\).T**he device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology.

It is particularly well suited for use in high-reliable and high-speed system applications.

The AS7CW2M16 is packaged in 48 Ball FBGA.

Asynchronous FAST SRAM Ordering Information

Depoit	057	Dort Number		Speed (ns)		Deeleere	Tapporatura	
Density Org.		Part Number	Vcc(V)	tAA	tOE	Package	Temperature	
	32Mb 2M x16 AS7CW2M16-10BIN	3.3	10	5				
32Mb		AS7CW2M16-10BIN	2.5	10	5	48FBGA	Industrial Temperature	
				12	6		remperature	





Logic Block Diagram – **AS7CW2M16** (2M x16)





48FBGA Package Pin Configuration (Top View) - AS7CW2M16 (2M x16)



Pin Function						
Pin Name	Pin Function					
A ₂₀ ~A ₀	Address Inputs					
WE	Write Enable					
CS	Chip Select					
ŌĒ	Output Enable					
LB	Lower-byte Control(DQ7~ DQ0)					
UB	Upper-byte Control(DQ15~ DQ8)					
$DQ_{15} \sim DQ_0$	Data Inputs/Outputs					
VCC	Power					
VSS	Ground					
NC	No Connection					

Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Voltage on Vcc Supply Relative to VSS	Vin, Vout	-0.5 to Vcc+0.5V	V
Voltage on Any Pin Relative to VSS	Vin, Vout	-0.5 to 4.0	V
Power Dissipation	Pd	1.0	W
Storage Temperature	Pstg	-65 to 150	°C
Operating Ambient Temperature	Та	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Recommended DC Operating Conditions

Parameter	Operating Vcc(V)	Symbol	Min.	Тур.	Max.	Units
Vcc Supply Voltage	2.3 ~ 3.6	Vcc	2.3	2.5/3.3	3.6	V
	1.65 ~ 2.2	Vcc	1.65	1.8	2.2	V
Ground	Vss	0	0	0	V	
Input High Voltage	2.3 ~ 3.6	Vih	2.0	-	Vcc+0.3	V
	1.65 ~ 2.2	Vih	1.4	-	Vcc+0.2	V
Input Low Voltage	2.3 ~ 3.6	Vil	-0.3	-	0.7	V
	1.65 ~ 2.2	Vil	-0.2	-	0.4	V

DC and Operating Characteristics

Parameters	Symbol	Test Conditions		Min	Тур	Max	Unit
Input Leakage Current	I _{LI}	VIN = Vss to Vcc		-2	-	+2	uA
Output Leakage Current	I _{LO}	\overline{CS} =VIH OF \overline{OE} =VIH OF \overline{WE} =VIL VOUT = Vss to Vcc		-2	-	+2	uA
Operating Current		Vcc (max), f=fmax, lout=0mA	10ns	-	45	80	~ ^
Operating Current	lcc	VIN≥Vcc-0.2V or VIN≤0.2V	12ns	-	43	76	mA
	I _{SB}	Vcc (max), $f=f_{max}$, $\overline{CS} \ge V_{IH}$ Vcc (max), $f=0$, $\overline{CS} \ge V_{CC} = 0.2V$ VIN $\ge Vcc = 0.2V$ or VIN $\le 0.2V$		-	-	60	
Standby Current	I _{SB1}			-	10	36	mA
		Vcc=3.0V, IoL=8mA		-		0.4	
Output Low Voltage	V _{OL}	Vcc=2.4V, IoL=1mA		-	-	0.4	V
		Vcc=1.65V, IoL=0.1mA		-		0.2	
	V _{OH}	Vcc=3.0V, Iон=-4mA	IoH=-4mA			-	
Output High Voltage		Vcc=2.4V, Iон=-1mA		1.8		-	V
		Vcc=1.65V, Іон=-0.1mA		1.4		-	



Pin Capacitance

Item	Symbol	Test Conditions	Тур	Max	Unit
Input/Output Capacitance	Ci/o	V1/0=0V	-	16	pF
Input Capacitance	Cin	VIN=OV	-	14	pF

 * Ta=25°C, f=1.0MHz, Capacitance is sampled and not 100% tested.

Test Conditions

Parameter	Value
	0 to 3.0V (Vcc=3.3V)
Input Pulse Level	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Lanut and Output Timing Deference Lougle	1.5V (Vcc=3.3V)
Input and Output Timing Reference Levels	1/2Vcc (Vcc=2.5V or 1.8V)
Output Load	See Fig. 1



* Including Scope and Jig Capacitance



Functional Description (x16 Mode)

	14/F				N 4 a al a a	DQ	Pins	Supply	
CS	WE	OE	LB	UB	Modes	$DQ_7 \sim DQ_0$	$DQ_{15} \sim DQ_8$	Current	
Н	Х	Χ*	Х	Х	Not Selected	High-Z	High-Z	I _{SB,} I _{SB1}	
L	Н	Н	Х	Х	Output Disable		Lligh 7		
L	Х	Х	Η	H	Output Disable	High-Z	High-Z	I _{CC}	
			L	H	H Dout High	High-Z			
L	Н	L	Η	L	Read	High-Z	Dout	I _{cc}	
			L	L		Dout	Dout		
			L	Н		Din	High-Z		
L	L	Х	H	L	Write	High-Z	Din	I _{cc}	
			L	L		Din	Din		

* X means Don't Care.

Data Retention Characteristics

Parameter	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for	2.5/3.3	Vdr	<u>CS</u> ≥Vcc – 0.2V	2.0	-	-	V
Data Rention	1.8	VDR	CS2 VCC - 0.2V	1.5	-	-	V
Data Retention Current	2.5/3.3		Vcc=2.0V CS ≥Vcc−0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	10	36	mA
	1.8	İdr	Vcc=1.5V CS ≥Vcc−0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	10	36	
Data Retention Set-Up Time		tSDR	See Data Retention	0	-	-	ns
Recovery Time		tRDR	Wave form(below)	1	-	-	ms

Data Retention Wave Form (CS Controlled)





AC Timing Parameters

Read Cycle

Doromotor	Symbol	10	ns	12ns		Linita
Parameter		Min.	Max.	Min.	Max.	Units
Read Cycle Time	t _{RC}	10	-	12	-	ns
Address Access Time	t _{AA}	-	10	-	12	ns
Chip Enable to Output	tco	-	10	-	12	ns
Output Enable to Valid Output	toe	-	5	-	6	ns
UB, LB Access Time 1)	t _{BA}	-	5	-	6	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	t _{olz}	0	-	0	-	ns
$\overline{\text{UB}}$, $\overline{\text{LB}}$ Enable to Low-Z Output ¹⁾	t _{BLZ}	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	5	0	6	ns
Output Disable to High-Z Output	t _{oHZ}	0	5	0	6	ns
$\overline{\text{UB}}$, $\overline{\text{LB}}$ Disable to High-Z Output ¹⁾	t _{BHZ}	0	5	0	6	ns
Output Hold from Address Change	t _{он}	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	10	-	12	ns

Notes:

1. Those parameters are applied for x16 mode only.

Write Cycle

Deremeter	Ci irrada a l	10ns		12ns		
Parameter	Symbol	Min.	Max.	Min.	Max.	Units
Write Cycle Time	t _{WC}	10	-	12	-	ns
Chip Enable to End of Write	t _{cw}	7	-	9	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	7	-	9	-	ns
Write Pulse Width (\overline{OE} High)	twp	7	-	9	-	ns
Write Pulse Width (\overline{OE} Low)	t _{WP1}	10	-	12	-	ns
$\overline{\text{UB}}$, $\overline{\text{LB}}$ Valid to End of Write ¹⁾	t _{BW}	7	-	9	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Write to Ouput High-Z	t _{WHZ}	0	5	0	6	ns
Data to Write Time Overlap	t _{DW}	5	-	7	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
End of Write to Ouput Low-Z	t _{ow}	3	-	3	-	ns

Notes:

1. Those parameters are applied for x16 mode only.



Timing Diagrams

Timing Waveform of Read Cycle(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL$, $\overline{WE} = VIH$, \overline{UB} , $\overline{LB} = VIL^{1}$)



Notes:

1. Those parameters are applied for x16 mode only.

Timing Waveform of Read Cycle(2) ($\overline{WE} = VIH$)



Notes (Read Cycle)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device.
- 5. Transition is measured ± 200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS} = VIL$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common DQ applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- ** Those parameters are applied for x16 mode only.



Timing Waveform of Write Cycle(1) (\overline{OE} Clock)



** Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle(2) (\overline{OE} = Low Fix)



** Those parameters are applied for x16 mode only.



Timing Waveform of Write Cycle(3) (\overline{CS} Controlled)



** Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle(4) (\overline{UB} , \overline{LB} Controlled)



Notes (Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.

2. A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write.

- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not . be applied because bus contention can occur.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

8. If \overline{CS} , goes low simultaneously with \overline{WE} going or after WE going low, the outputs remain high impedance state.

9. Dout is the read data of the new address.

10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only.



AS7CW2M16-10BIN

Package Dimensions

48FBGA

6mm x 8mm Body, 0.75mm Bump Pitch, 6 x 8 Ball Grid Array





Symbol	Value	Units	Note	Symbol	Value	Units	Note
А	6 ± 0.1	mm		E	0.75	mm	
В	8 ± 0.1	mm		F	5.25	mm	
С	1.1 ± 0.1	mm		G	3.75	mm	
D	0.25 ± 0.05	mm		Н	0.35 ± 0.05	mm	



Part numbering system

AS7C	W	2M16	-XX	X	X	X	XX
SRAM prefix	W: Wide voltage support	Density/Orgn 2M16: 2M x 16bits	Access time -10 = 10ns	Package: B=FBGA	Temperature range: I = Industrial Temp -40°C~ 85°C	N=Lead Free and Halogen Free Part	Packing Type None: Tray TR: Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034

Tel: 425-898-4456

Fax: 425-896-8628 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.